Advance Information

Integrated Quad Half H-Bridge with Power Supply, Embedded MCU, and **LIN Serial Communication**

The 908E625 is an integrated single-package solution that includes a highperformance HC08 microcontroller with a *SMARTMOS*™ analog control IC. The HC08 includes flash memory, a timer, enhanced serial communications interface (ESCI), an analog-to-digital converter (ADC), serial peripheral interface (SPI), and an internal clock generator (ICG) module. The analog control die provides fully protected H-Bridge/high-side outputs, voltage regulator, autonomous watchdog with cyclic wake-up, and local interconnect network (LIN) physical layer.

The single-package solution, together with LIN, provides optimal application performance adjustments and space-saving PCB design. It is well suited for the control of automotive mirror, door lock, and light-levelling applications.


Features

Semiconductor, Inc

- High-Performance M68HC08EY16 Core
- 16 K Bytes of On-Chip Flash Memory
- 512 Bytes of RAM
- Internal Clock Generation Module
- Two 16-Bit. 2-Channel Timers
- 10-Bit Analog-to-Digital Converter
- Three 2-Terminal Hall-Effect Sensor Input Ports
- One Analog Input with Switchable Current Source
- Four Low R_{DS(ON)} Half-Bridge Outputs
- One Low R_{DS(ON)} High-Side Output
- 13 Microcontroller I/Os


908E625

H-BRIDGE POWER SUPPLY WITH EMBEDDED MCU AND LIN



ORDERING INFORMATION

Device	Temperature Range (T _A)	Package
MM908E625ACDWB/R2	-40°C to 85°C	54 SOIC WB-EP



This document contains certain information on a new product. Specifications and information herein are subject to change without notice








Figure 1. 908E625 Simplified Internal Block Diagram

Transparent Top PTB7/AD7/TBCH1 54 PTA0/KBD0 View of Package PTB6/AD6/TBCH0 2 PTA1/KBD1 53 PTC4/OSC1 3 PTA2/KBD2 52 PTC3/OSC2 4 51 **FLSVPP** PTC2/MCLK 5 50 PTA3/KBD3 PTB5/AD5 6 49 PTA4/KBD4 PTB4/AD4 48 **VREFH** PTB3/AD3 8 47 **VDDA IRQ** 9 46 **EVDD** RST 10 **EVSS** 45 PTB1/AD1 **VSSA** 11 44 PTD0/TACH0/BEMF 12 43 **VREFL** PTD1/TACH1 13 PTE1/RXD 42 Exposed NC 14 41 **RXD** Pad FGEN 15 40 VSS **BEMF** 16 39 PA1 RST_A 17 38 **VDD** IRQ_A 18 37 H1 SS 19 36 H2 20 LIN 35 Н3 NC 21 34 **HVDD** NC 22 33 NC HB1 23 32 HB4 VSUP1 24 31 VSUP3 GND1 25 30 GND2 HB2 26 HB3 29 VSUP2 27 28 HS

TERMINAL DEFINITIONS

A functional description of each terminal can be found in the System/Application Information section beginning on page 15.

Die	Terminal	Terminal Name	Formal Name	Definition
MCU	1 2 6 7 8 11	PTB7/AD7/TBCH1 PTB6/AD6/TBCH0 PTB5/AD5 PTB4/AD4 PTB3/AD3 PTB1/AD1	Port B I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
MCU	3 4 5	PTC4/OSC1 PTC3/OSC2 PTC2/MCLK	Port C I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
MCU	9	ĪRQ	External Interrupt Input	This terminal is an asynchronous external interrupt input terminal.
MCU	10	RST	External Reset	This terminal is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted.
MCU	12 13	PTD0/TACH0/BEMF PTD1/TACH1	Port D I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
_	14, 21, 22, 33	NC	No Connect	Not connected.
MCU	42	PTE1/RXD	Port E I/O	This terminal is a special-function, bidirectional I/O port terminal that can is shared with other functional modules in the MCU.
MCU	43 48	VREFL VREFH	ADC References	These terminals are the reference voltage terminals for the analog-to-digital converter (ADC).
MCU	44 47	VSSA VDDA	ADC Supply Terminals	These terminals are the power supply terminals for the analog-to-digital converter.

TERMINAL DEFINITIONS (continued)

A functional description of each terminal can be found in the System/Application Information section beginning on page 15.

Die	Terminal	Terminal Name	Formal Name	Definition
MCU	45 46	EVSS EVDD	MCU Power Supply Terminals	These terminals are the ground and power supply terminals, respectively. The MCU operates from a single power supply.
MCU	49 50 52 53 54	PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 PTA0/KBD0	Port A I/Os	These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU.
MCU	51	FLSVPP	Test Terminal	For test purposes only. Do not connect in the application.
Analog	15	FGEN	Current Limitation Frequency Input	This is the input terminal for the half-bridge current limitation and the high-side inrush current limiter PWM frequency.
Analog	16	BEMF	Back Electromagnetic Force Output	This terminal gives the user information about back electromagnetic force (BEMF).
Analog	17	RST_A	Internal Reset	This terminal is the bidirectional reset terminal of the analog die.
Analog	18	ĪRQ_Ā	Internal Interrupt Output	This terminal is the interrupt output terminal of the analog die indicating errors or wake-up events.
Analog	19	SS	Slave Select	This terminal is the SPI slave select terminal for the analog chip.
Analog	20	LIN	LIN Bus	This terminal represents the single-wire bus transmitter and receiver.
Analog	23 26 29 32	HB1 HB2 HB3 HB4	Half-Bridge Outputs	This device includes power MOSFETs configured as four half-bridge driver outputs. These outputs may be configured for step motor drivers, DC motor drivers, or as high-side and low-side switches.
Analog	24 27 31	VSUP1 VSUP2 VSUP3	Power Supply Terminals	These terminals are device power supply terminals.
Analog	25 30	GND1 GND2	Power Ground Terminals	These terminals are device power ground connections.
Analog	28	HS	High-Side Output	This output terminal is a low R _{DS(ON)} high-side switch.
Analog	34	HVDD	Switchable V _{DD} Output	This terminal is a switchable V _{DD} output for driving resistive loads requiring a regulated 5.0 V supply; e.g., 3-terminal Hall-effect sensors.
Analog	35 36 37	H3 H2 H1	Hall-Effect Sensor Inputs	These terminals provide inputs for Hall-effect sensors and switches.
Analog	38	VDD	Voltage Regulator Output	The +5.0 V voltage regulator output terminal is intended to supply the embedded microcontroller.
Analog	39	PA1	Analog Input	This terminal is an analog input port with selectable source values.
Analog	40	VSS	Voltage Regulator Ground	Ground terminal for the connection of all non-power ground connections (microcontroller and sensors).
Analog	41	RXD	LIN Transceiver Output	This terminal is the output of LIN transceiver.
_	EP	Exposed Pad	Exposed Pad	The exposed pad terminal on the bottom side of the package conducts heat from the chip to the PCB board.

MAXIMUM RATINGS

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any terminal may cause permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS			•
Supply Voltage Analog Chip Supply Voltage under Normal Operation (Steady-State) Analog Chip Supply Voltage under Transient Conditions (Note 1) Microcontroller Chip Supply Voltage	V _{SUP(SS)} V _{SUP(PK)} V _{DD}	-0.3 to 28 -0.3 to 40 -0.3 to 6.0	V
Input Terminal Voltage Analog Chip Microcontroller Chip	V _{IN(ANALOG)} V _{IN(MCU)}	-0.3 to 5.5 V _{SS} -0.3 to V _{DD} +0.3	V
Maximum Microcontroller Current per Terminal All Terminals Except VDD, VSS, PTA0:PTA6, PTC0:PTC1 Terminals PTA0:PTA6, PTC0:PTC1	I _{PIN(1)} I _{PIN(2)}	±15 ±25	mA
Maximum Microcontroller V _{SS} Output Current	I _{MVSS}	100	mA
Maximum Microcontroller V _{DD} Input Current	I _{MVDD}	100	mA
LIN Supply Voltage Normal Operation (Steady-State) Transient Conditions (Note 1)	V _{BUS(SS)}	-18 to 28 40	V
ESD Voltage Human Body Model (Note 2) Machine Model (Note 3) Charge Device Model (Note 4)	V _{ESD1} V _{ESD2} V _{ESD3}	±3000 ±150 ±500	V

THERMAL RATINGS

Storage Temperature	T _{STG}	-40 to 150	°C
Operating Case Temperature (Note 5)	T _C	-40 to 85	°C
Operating Junction Temperature Analog MCU	T _{J(ANALOG)} T _{J(MCU)}	-40 to 150 -40 to 125	°C
Terminal Soldering Temperature (Note 6)	T _{SOLDER}	245	°C
Thermal Resistance (Junction to Ambient) All Outputs ON (Note 7), (Note 9) Single Output ON (Note 8), (Note 9)	R _{θJA1} R _{θJA2}	24 27	°C/W

- 1. Transient capability for pulses with a time of t < 0.5 sec.
- 2. ESD1 testing is performed in accordance with the Human Body Model (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω).
- 3. ESD2 testing is performed in accordance with the Machine Model ($C_{ZAP} = 200 \text{ pF}, R_{ZAP} = 0 \Omega$).
- 4. ESD3 testing is performed in accordance with Charge Device Model, robotic (C_{ZAP} =4.0 pF).
- 5. The limiting factor is junction temperature, taking into account the power dissipation, thermal resistance, and heat sinking.
- 6. Terminal soldering temperature is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 7. All outputs ON and dissipating equal power.
- 8. One output ON and dissipating power.
- Per JEDEC JESD51-2 at natural convection, still air condition; and 2s2p thermal test board per JEDEC JESD51-7 and JESD51-5 (thermal
 vias connected to top ground plane).

STATIC ELECTRICAL CHARACTERISTICS

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40° C \leq T_J \leq 125 $^{\circ}$ C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 $^{\circ}$ C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE					
Nominal Operating Voltage	V _{SUP}	8.0	_	18	V
SUPPLY CURRENT	1		•	1	•
NORMAL Mode	I _{RUN}				mA
V_{SUP} = 12 V, Power Die ON (PSON=1), MCU Operating Using Internal Oscillator at 32 MHz (8.0 MHz Bus Frequency), SPI, ESCI, ADC Enabled		-	20	_	
STOP Mode (Note 10)	I _{STOP}				μА
V _{SUP} = 12 V, Cyclic Wake-Up Disabled		1	_	60	
DIGITAL INTERFACE RATINGS (ANALOG DIE)					
Output Terminals RST_A, IRQ_A					V
Low-State Output Voltage (I _{OUT} = -1.5 mA)	V _{OL}	_	_	0.4	
High-State Output Voltage ($I_{OUT} = 1.0 \mu A$)	V _{OH}	3.85	_	_	
Output Terminals BEMF, RXD					V
Low-State Output Voltage (I _{OUT} = -1.5 mA)	V _{OL}	-	_	0.4	
High-State Output Voltage (I _{OUT} = 1.5 mA)	V _{OH}	3.85	_	-	
Output Terminal RXD-Capacitance (Note 11)	C _{IN}	-	4.0	_	pF
Input Terminals RST_A, FGEN, SS					V
Input Logic Low Voltage	V _{IL}	_	_	1.5	
Input Logic High Voltage	V _{IH}	3.5	_	_	
Input Terminals RST_A, FGEN, SS-Capacitance (Note 11)	C _{IN}	-	4.0	-	pF
Terminals RST_A, IRQ_A-Pullup Resistor	R _{PULLUP1}	-	10	_	kΩ
Terminal SS-Pullup Resistor	R _{PULLUP2}	-	60	_	kΩ
Terminals FGEN, MOSI, SPSCK-Pulldown Resistor	R _{PULLDOWN}	-	60	_	kΩ
Terminal TXD-Pullup Current Source	I _{PULLUP}	_	35	_	μА

- STOP mode current will increase if V_{SUP} exceeds 15 V.
- 11. This parameter is guaranteed by process monitoring but is not production tested.

STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40° C \leq T_J \leq 125 $^{\circ}$ C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 $^{\circ}$ C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Uni
SYSTEM RESETS AND INTERRUPTS	·				
High-Voltage Reset					V
Threshold	V _{HVRON}	27	30	33	
Hysteresis	V_{HVRH}	_	1.5	-	
Low-Voltage Reset					
Threshold	V_{LVRON}	3.6	4.0	4.5	V
Hysteresis	V_{LVRH}	_	100	-	m√
High-Voltage Interrupt					V
Threshold	V _{HVION}	17.5	21	23	
Hysteresis	V _{HVIH}	_	1.0	-	
Low-Voltage Interrupt					V
Threshold	V_{LVION}	6.5	_	8.0	
Hysteresis	V_{LVIH}	_	0.4	_	
High-Temperature Reset (Note 12)					°C
Threshold	T _{RON}	_	170	_	
Hysteresis	T _{RH}	5.0	_	_	
High-Temperature Interrupt (Note 13)					°C
Threshold	T _{ION}	_	160	_	
Hysteresis	T _{IH}	5.0	_	_	

Normal Mode Output Voltage I _{OUT} = 60 mA, 6.0 V < V _{SUP} < 18 V	V _{DDRUN}	4.75	5.0	5.25	V
Load Regulation I _{OUT} = 80 mA, V _{SUP} = 9.0 V, T _J = 125°C	V _{LR}	_	_	100	mV
STOP Mode Output Voltage (Maximum Output Current 100 μA)	V _{DDSTOP}	4.5	4.7	4.9	V

- 12. This parameter is guaranteed by process monitoring but is not production tested.
- 13. High-Temperature Interrupt (HTI) threshold is linked to High-Temperature Reset (HTR) threshold (HTR = HTI + 10°C).

STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40° C \leq T_J \leq 125 $^{\circ}$ C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 $^{\circ}$ C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER				•	•
Output Low Level	V _{LIN-LOW}				V
TXD LOW, 500 Ω Pullup to V _{SUP}		_	_	1.4	
Output High Level	V _{LIN-HIGH}				V
TXD HIGH, I_{OUT} = 1.0 μ A		V _{SUP} -1.0	-	_	
Pullup Resistor to V _{SUP}	R _{SLAVE}	20	30	60	kΩ
Leakage Current to GND	I _{BUS_PAS_rec}				μА
Recessive State (-0.5 V \leq V _{LIN} \leq V _{SUP})		0	_	20	
Leakage Current to GND (V _{SUP} Disconnected)					μА
Including Internal Pullup Resistor, V _{LIN} @ -18 V	I _{BUS_NO_GND}	_	-600	_	
Including Internal Pullup Resistor, V _{LIN} @ +18 V	I _{BUS}	_	25	_	
LIN Receiver					V
Recessive	V _{IH}	0.6 V _{LIN}	_	V_{SUP}	
Dominant	V _{IL}	0	_	0.4 V _{LIN}	
Threshold	V _{ITH}	_	V _{SUP} /2	_	
Input Hysteresis	V _{IHY}	0.01 V _{SUP}	_	0.1 V _{SUP}	
LIN Wake-Up Threshold	V _{WTH}	_	V _{SUP} /2	-	V
HIGH-SIDE OUTPUT (HS)	1				1
Switch ON Resistance @ T _J = 25°C with I _{LOAD} = 1.0 A	R _{DS(ON)HS}	_	600	700	mΩ
High-Side Overcurrent Shutdown	I _{HSOC}	3.9	_	7.0	Α

STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40° C \leq T_J \leq 125 $^{\circ}$ C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25 $^{\circ}$ C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
HALF-BRIDGE OUTPUTS (H1:H4)	·				
Switch ON Resistance @ T _J = 25°C with I _{LOAD} = 1.0 A					mΩ
High Side	R _{DS(ON)HB_HS}	_	425	500	
Low Side	R _{DS(ON)HB_LS}	_	400	500	
High-Side Overcurrent Shutdown	І _{нвнѕос}	4.0	_	7.5	А
Low-Side Overcurrent Shutdown	I _{HBLSOC}	3.5	_	7.5	Α
Low-Side Current Limitation @ T _J = 25°C					mA
Current Limit 1 (CLS2 = 0, CLS1 = 1, CLS0 = 1)	I _{CL1}	-	55	-	
Current Limit 2 (CLS2 = 1, CLS1 = 0, CLS0 = 0)	I _{CL2}	210	260	315	
Current Limit 3 (CLS2 = 1, CLS1 = 0, CLS0 = 1)	I _{CL3}	300	370	440	
Current Limit 4 (CLS2 = 1, CLS1 = 1, CLS0 = 0)	I _{CL4}	450	550	650	
Current Limit 5 (CLS2 = 1, CLS1 = 1, CLS0 = 1)	I _{CL5}	600	740	880	
Half-Bridge Output HIGH Threshold for BEMF Detection	V _{BEMFH}	-	-30	0	V
Half-Bridge Output LOW Threshold for BEMF Detection	V _{BEMFL}	-	-60	-5.0	mV
Hysteresis for BEMF Detection	V _{BEMFHY}	-	30	_	mV
Low-Side Current-to-Voltage Ratio (V _{ADOUT} [V]/I _{HB} [A])					V/A
CSA = 1	RATIO _H	7.0	12.0	14.0	
CSA = 0	RATIO _L	1.0	2.0	3.0	
SWITCHABLE V _{DD} OUTPUT (HVDD)					
Overcurrent Shutdown Threshold	I _{HVDDOCT}	24	30	40	mA
V _{SUP} DOWN-SCALER			1		
Voltage Ratio (RATIO _{VSUP} = V _{SUP} /V _{ADOUT})	RATIO _{VSUP}	4.8	5.1	5.35	_
INTERNAL DIE TEMPERATURE SENSOR					
Voltage/Temperature Slope	S _{TtoV}	_	19	_	mV/°C
Output Voltage @ 25°C	V _{T25}	1.7	2.1	2.5	V
HALL-EFFECT SENSOR INPUTS (H1:H3)	<u>, </u>				•
Output Voltage					٧
V _{SUP} < 16.2 V	V _{HALL1}	_	V _{SUP} -1.2	_	
V _{SUP} > 16.2 V	V _{HALL2}	-	-	15	
Sense Current					mA
Threshold	I _{HSCT}	6.9	8.8	11	
Hysteresis	I _{HSCH}	_	0.88	-	
Output Current Limitation	I _{HL}	-	90	-	mA
Overcurrent Warning HP_OCF Flag Threshold]	V _{HPOCT}	-	3.0	-	V
Dropout Voltage @ I _{LOAD} = 15 mA	V _{HPDO}	_	0.5	_	V

STATIC ELECTRICAL CHARACTERISTICS (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40°C \leq T_J \leq 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
ANALOG INPUT (PA1)	·				
Current Source PA1					μА
CSSEL1 = 1, CSSEL0 = 1	I _{CSPA1}	570	670	770	
Selectable Scaling Factor Current Source PA1 (I(N) = I _{CSPA1} * N)					%
CSSEL1 = 0, CSSEL0 = 0	N _{CSPA1-0}	8.5	10	11.5	
CSSEL1 = 0, CSSEL0 = 1	N _{CSPA1-1}	28.5	30	31.5	
CSSEL1 = 1, CSSEL0 = 0	N _{CSPA1-2}	58.5	60	61.5	

Go to: www.freescale.com

DYNAMIC ELECTRICAL CHARACTERISTICS

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 datasheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V \leq V_{SUP} \leq 16 V, -40°C \leq T_J \leq 125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER					
Propagation Delay (Note 14), (Note 15)					μS
TXD LOW to LIN LOW	t _{TXD-LIN-low}	-	_	6.0	
TXD HIGH to LIN HIGH	t _{TXD-LIN-high}	_	_	6.0	
LIN LOW to RXD LOW	t _{LIN-RXD-low}	-	4.0	8.0	
LIN HIGH to RXD HIGH	t _{LIN-RXD-high}	-	4.0	8.0	
TXD Symmetry	t _{TXD-SYM}	-2.0	-	2.0	
RXD Symmetry	t _{RXD-SYM}	-2.0	_	2.0	
Output Falling Edge Slew Rate (Note 14), (Note 16)	SR _F				V/µs
80% to 20%		-1.0	-2.0	-3.0	
Output Rising Edge Slew Rate (Note 14), (Note 16)	SR _R				V/μs
20% to 80%, R _{BUS} > 1.0 k Ω , C _{BUS} < 10 nF		1.0	2.0	3.0	
LIN Rise/Fall Slew Rate Symmetry (Note 14), (Note 16)	SR _S	-2.0	-	2.0	μS
HALL-EFFECT SENSOR INPUTS (H1:H3)					•
Propagation Delay	t _{HPPD}	_	1.0	-	μS
AUTONOMOUS WATCHDOG (AWD)					*
AWD Oscillator Period	tosc	_	40	-	μS
AWD Period Low = 512 t _{OSC}	t _{AWDPH}	16	22	28	ms
AWD Period High = 256 t _{OSC}	t _{AWDPL}	8.0	11	14	ms
AWD Cyclic Wake-Up On Time	tawpupon	_	90	_	us

- 14. All LIN characteristics are for initial LIN slew rate selection (20 kBaud) (SRS0:SRS1= 00).
- 15. See <u>Figure 2</u>, page 11.
- 16. See <u>Figure 3</u>, page 11.

MICROCONTROLLER

For a detailed microcontroller description, refer to the MC68HC908EY16 datasheet.

Module	Description
Core	High-Performance HC08 Core with a Maximum Internal Bus Frequency of 8.0 MHz
Timer	Two 16-Bit Timers with Two Channels (TIM A and TIM B)
Flash	16 K Bytes
RAM	512 Bytes
ADC	10-Bit Analog-to-Digital Converter
SPI	SPI Module
ESCI	Standard Serial Communication Interface (SCI) Module Bit-Time Measurement Arbitration Prescaler with Fine Baud-Rate Adjustment
ICG	Internal Clock Generation Module (25% Accuracy with Trim Capability to 2%)
BEMF Counter	Special Counter for SMARTMOS BEMF Output

Timing Diagrams





Figure 2. LIN Timing Description



$$SR_{F} = \frac{\Delta V \text{ Fall}}{\Delta t \text{ Fall-time}}$$

$$SR_{R} = \frac{\Delta V \text{ Rise}}{\Delta t \text{ Rise-time}}$$

Figure 3. LIN Slew Rate Description

Functional Diagrams




Figure 4. Free Wheel Diode Forward Voltage




Figure 5. Dropout Voltage on HVDD

SYSTEM/APPLICATION INFORMATION

INTRODUCTION

The 908E625 device was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 908E625 is well suited to perform complete mirror, door lock, and light-levelling control all via a 3-wire LIN bus.

This device combines an standard HC08 MCU core (68HC908EY16) with flash memory together with a SMARTMOS IC chip. The SMARTMOS IC chip combines power and control in one chip. Power switches are provided on the SMARTMOS IC configured as half-bridge outputs with one

high-side switch. Other ports are also provided; they include Hall-effect sensor input ports, analog input ports, and a selectable HVDD terminal. An internal voltage regulator is provided on the *SMARTMOS* IC chip, which provides power to the MCU chip.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables the device to be compatible with 3-wire bus systems, where one wire is used for communication, one for battery, and the third for ground.

FUNCTIONAL TERMINAL DESCRIPTION

See Figure 1, 908E625 Simplified Internal Block Diagram, page 2, for a graphic representation of the various terminals referred to in the following paragraphs. Also, see the terminal diagram on page 3 for a depiction of the terminal locations on the package.

Port A I/O Terminals

These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU. PTA0:PTA4 are shared with the keyboard interrupt terminals, KBD0:KBD4.

The PTA5/SPSCK terminal is not accessible in this device and is internally connected to the SPI clock terminal of the analog die. The PTA6/SS terminal is likewise not accessible.

For details refer to the 68HC908EY16 datasheet.

Port B I/O Terminals

These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU. All terminals are shared with the ADC module. The PTB6:PTB7 terminals are also shared with the Timer B module.

PTB0/AD0 is internally connected to the ADOUT terminal of the analog die, allowing diagnostic measurements to be calculated; e.g., current recopy, V_{SUP}, etc. The PTB2/AD2 terminal is not accessible in this device.

For details refer to the 68HC908EY16 datasheet.

Port C I/O Terminals

These terminals are special-function, bidirectional I/O port terminals that are shared with other functional modules in the MCU. For example, PTC2:PTC4 are shared with the ICG module.

PTC0/MISO and PTC1/MOSI are not accessible in this device and are internally connected to the MISO and MOSI SPI terminals of the analog die.

For details refer to the 68HC908EY16 datasheet.

Port D I/O Terminals

PTD1/TACH1 and PTD0/TACH0/BEMF are special-function, bidirectional I/O port terminals that can also be programmed to be timer terminals.

In step motor applications the PTD0 terminal should be connected to the BEMF output of the analog die in order to evaluate the BEMF signal with a special BEMF module of the MCI

PTD1 terminal is recommended for use as an output terminal for generating the FGEN signal (PWM signal) if required by the application.

Port E I/O Terminal

PTE1/RXD and PTE0/TXD are special-function, bidirectional I/O port terminals that can also be programmed to be enhanced serial communication.

PTE0/TXD is internally connected to the TXD terminal of the analog die. The connection for the receiver must be done externally.

External Interrupt Terminal (IRQ)

The $\overline{\text{IRQ}}$ terminal is an asynchronous external interrupt terminal. This terminal contains an internal pullup resistor that is always activated, even when the $\overline{\text{IRQ}}$ terminal is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

External Reset Terminal (RST)

A logic [0] on the $\overline{\text{RST}}$ terminal forces the MCU to a known startup state. $\overline{\text{RST}}$ is bidirectional, allowing a reset of the entire system. It is driven LOW when any internal reset source is asserted.

This terminal contains an internal pullup resistor that is always activated, even when the reset terminal is pulled LOW.

For details refer to the 68HC908EY16 datasheet.

Current Limitation Frequency Input Terminal (FGEN)

Input terminal for the half-bridge current limitation and the high-side inrush current limiter PWM frequency. This input is not a real PWM input terminal; it should just supply the period of the PWM. The duty cycle will be generate automatically.

Important The recommended FGEN frequency should be in the range of 0.1 kHz to 20 kHz.

Back Electromagnetic Force Output Terminal (BEMF)

This terminal gives the user information about back electromagnetic force (BEMF). This feature is mainly used in step motor applications for detecting a stalled motor. In order to evaluate this signal the terminal must be directly connected to terminal PTD0/TACH0/BEMF.

Reset Terminal (RST_A)

 $\overline{\text{RST_A}}$ is the bidirectional reset terminal of the analog die. It is an open drain with pullup resistor and must be connected to the $\overline{\text{RST}}$ terminal of the MCU.

Interrupt Terminal (IRQ_A)

IRQ_A is the interrupt output terminal of the analog die indicating errors or wake-up events. It is an open drain with pullup resistor and must be connected to the IRQ terminal of the MCU.

Slave Select Terminal (SS)

This terminal is the SPI Slave Select terminal for the analog chip. All other SPI connections are done internally. \overline{SS} must be connected to PTB1 or any other logic I/O of the microcontroller.

LIN Bus Terminal (LIN)

The LIN terminal represents the single-wire bus transmitter and receiver. It is suited for automotive bus systems and is based on the LIN bus specification.

Half-Bridge Output Terminals (HB1:HB4)

The 908E625 device includes power MOSFETs configured as four half-bridge driver outputs. The HB1:HB4 outputs may be configured for step motor drivers, DC motor drivers, or as high-side and low-side switches.

The HB1:HB4 outputs are short-circuit and overtemperature protected, and they feature current recopy, current limitation, and BEMF generation. Current limitation and recopy are done on the low-side MOSFETs.

Power Supply Terminals (VSUP1: VSUP3)

VSUP1:VSUP3 are device power supply terminals. The nominal input voltage is designed for operation from 12 V systems. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high-side output driver, multiple VSUP terminals are provided.

All VSUP terminals must be connected to get full chip functionality.

Power Ground Terminals (GND1 and GND2)

GND1 and GND2 are device power ground connections. Owing to the low ON-resistance and current requirements of the half-bridge driver outputs and high-side output driver, multiple terminals are provided.

GND1 and GND2 terminals must be connected to get full chip functionality.

High-Side Output Terminal (HS)

The HS output terminal is a low $R_{DS(ON)}$ high-side switch. The switch is protected against overtemperature and overcurrent. The output is capable of limiting the inrush current with an automatic PWM generation using the FGEN module.

Switchable V_{DD} Output Terminal (HVDD)

The HVDD terminal is a switchable V_{DD} output for driving resistive loads requiring a regulated 5.0 V supply; e.g., 3-terminal Hall-effect sensors. The output is short-circuit protected.

Hall-Effect Sensor Input Terminals (H1:H3)

The Hall-effect sensor input terminals H1:H3 provide inputs for Hall-effect sensors and switches.

+5.0 V Voltage Regulator Output Terminal (VDD)

The VDD terminal is needed to place an external capacitor to stabilize the regulated output voltage. The VDD terminal is intended to supply the embedded microcontroller.

Important The VDD terminal should not be used to supply other loads; use the HVDD terminal for this purpose. The VDD, EVDD, VDDA, and VREFH terminals must be connected together.

Analog Input Terminal (PA1)

This terminal is an analog input port with selectable current source values.

Voltage Regulator Ground Terminal (VSS)

The VSS terminal is the ground terminal for the connection of all non-power ground connections (microcontroller and sensors).

Important VSS, EVSS, VSSA, and VREFL terminals must be connected together.

LIN Transceiver Output Terminal (RXD)

This terminal is the output of LIN transceiver. The terminal must be connected to the microcontroller's Enhanced Serial Communications Interface (ESCI) module (RXD terminal).

ADC Reference Terminals (VREFL and VREFH)

VREFL and VREFH are the reference voltage terminals for the ADC. It is recommended that a high-quality ceramic decoupling capacitor be placed between these terminals.

Important VREFH is the high reference supply for the ADC and should be tied to the same potential as VDDA via separate traces. VREFL is the low reference supply for the ADC and should be tied to the same potential as VSS via separate traces.

For details refer to the 68HC908EY16 datasheet.

ADC Supply Terminals (VDDA and VSSA)

VDDA and VSSA are the power supply terminals for the analog-to-digital converter (ADC). It is recommended that a high-quality ceramic decoupling capacitor be placed between these terminals.

Important VDDA is the supply for the ADC and should be tied to the same potential as EVDD via separate traces. VSSA is the ground terminal for the ADC and should be tied to the same potential as EVSS via separate traces.

For details refer to the 68HC908EY16 datasheet.

MCU Power Supply Terminals (EVDD and EVSS)

EVDD and EVSS are the power supply and ground terminals. The MCU operates from a single power supply.

Fast signal transitions on MCU terminals place high, shortduration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU.

For details refer to the 68HC908EY16 datasheet.

Test Terminal (FLSVPP)

For test purposes only. Do not connect in the application.

Exposed Pad Terminal

The exposed pad terminal on the bottom side of the package conducts heat from the chip to the PCB board. For thermal performance the pad must be soldered to the PCB board. It is recommended that the pad be connected to the ground potential.

ANALOG DIE DESCRIPTION

Interrupts

The 908E625 has seven different interrupt sources as described in the following paragraphs. The interrupts can be disabled or enabled via the SPI. After reset all interrupts are automatically disabled.

Low-Voltage Interrupt

The Low-Voltage Interrupt (LVI) is related to the external supply voltage, V_{SUP}. If this voltage falls below the LVI threshold, it will set the LVI flag. If the low-voltage interrupt is enabled, an interrupt will be initiated.

With LVI the H-Bridges (high-side MOSFET only) and the high-side driver are switched off. All other modules are not influenced by this interrupt.

During STOP mode the LVI circuitry is disabled.

High-Voltage Interrupt

The High-Voltage Interrupt (HVI) is related to the external supply voltage, V_{SUP} . If this voltage rises above the HVI threshold, it will set the HVI flag. If the High-Voltage Interrupt is enabled, an interrupt will be initiated.

With HVI the H-Bridges (high-side MOSFET only) and the high-side driver are switched off. All other modules are not influenced by this interrupt.

During STOP mode the HVI circuitry is disabled.

High-Temperature Interrupt

The High-Temperature Interrupt (HTI) is generated by the on-chip temperature sensors. If the chip temperature is above the HTI threshold, the HTI flag will be set. If the High-Temperature Interrupt is enabled, an interrupt will be initiated.

During STOP mode the HTI circuitry is disabled.

Autonomous Watchdog Interrupt (AWD)

Refer to Autonomous Watchdog (AWD) on page 36.

LIN Interrupt

If the LINIE bit is set, a falling edge on the LIN terminal will generate an interrupt. During STOP mode this interrupt will initiate a system wake-up.

Hall-Effect Sensor Input Terminal Interrupt

If the PHIE bit is set, the enabled Hall-effect sensor input terminals H1:H3 can generate an interrupt if a current above the threshold is detected. During STOP mode this interrupt, combined with the cyclic wake-up feature of the AWD, can wake up the system (refer to Hall-Effect Sensor Input Terminals (H1:H3) on page 25).

Overcurrent Interrupt

If an overcurrent condition on a half-bridge occurs, the highside or the HVDD output is detected and the OCIE bit is set and an interrupt generated.

System Wake-Up

System wake-up can be initiated by any of four events:

- A falling edge on the LIN terminal.
- · A wake-up signal from the AWD.
- A logic [1] at Hall-effect sensor input terminal during cyclic check via AWD.
- An LVR condition.

If one of these wake-up events occurs and the interrupt mask bit for this event is set, the interrupt will wake up the microcontroller as well as the main voltage regulator (MREG) (Figure 6).




Figure 6. STOP Mode/Wake-Up Procedure

Interrupt Flag Register (IFR)

Register Name and Address: IFR - \$05

	Bit7	6	5	4	3	2	1	Bit0
Read	0	HPF	LINF	HTF	LVF	HVF	OCF	0
Write	U	ПРГ	LINE	піг	LVF	пиг		
Reset	0	0	0	0	0	0	0	0

HPF—Hall-Effect Sensor Input Terminal Flag Bit

This read/write flag is set depending on RUN/STOP mode.

RUN Mode An interrupt will be generated when a state change on any enabled Hall-effect sensor input terminal is detected. Clear HPF by writing a logic [1] to HPF. Reset clears the HPF bit. Writing a logic [0] to HPF has no effect.

- 1 = State change on the hallflags detected.
- 0 = No state change on the hallflags detected.

STOP Mode An interrupt will be generated when AWDCC is set and a current above the threshold is detected on any enabled Hall-effect sensor input terminal. Clear HPF by writing a logic [1] to HPF. Reset clears the HPF bit. Writing a logic [0] to HPF has no effect.

- 1 = One or more of the selected Hall-effect sensor input terminals had been pulled HIGH.
- 0 = None of the selected Hall-effect sensor input terminals has been pulled HIGH.

LINF-LIN Flag Bit

This read/write flag is set on the falling edge at the LIN data line. Clear LINF by writing a logic [1] to LINF. Reset clears the LINF bit. Writing a logic [0] to LINF has no effect.

- · 1 = Falling edge on LIN data line has occurred.
- 0 = Falling edge on LIN data line has not occurred since last clear.

HTF—High-Temperature Flag Bit

This read/write flag is set on a high-temperature condition. Clear HTF by writing a logic [1] to HTF. If a high-temperature condition is still present while writing a logic [1] to HTF, the writing has no effect. Therefore, a high-temperature interrupt cannot be lost due to inadvertent clearing of HTF. Reset clears the HTF bit. Writing a logic [0] to HTF has no effect.

- 1 = High-temperature condition has occurred.
- 0 = High-temperature condition has not occurred.

908E625

LVF—Low-Voltage Flag Bit

This read/write flag is set on a low-voltage condition. Clear LVF by writing a logic [1] to LVF. If a low-voltage condition is still present while writing a logic [1] to LVF, the writing has no effect. Therefore, a low-voltage interrupt cannot be lost due to inadvertent clearing of LVF. Reset clears the LVF bit. Writing a logic [0] to LVF has no effect.

- 1 = Low-voltage condition has occurred.
- 0 = Low-voltage condition has not occurred.

HVF—High-Voltage Flag Bit

This read/write flag is set on a high-voltage condition. Clear HVF by writing a logic [1] to HVF. If high-voltage condition is still present while writing a logic [1] to HVF, the writing has no effect. Therefore, a high-voltage interrupt cannot be lost due to inadvertent clearing of HVF. Reset clears the HVF bit. Writing a logic [0] to HVF has no effect.

- 1 = High-voltage condition has occurred.
- 0 = High-voltage condition has not occurred.

OCF—Overcurrent Flag Bit

This read-only flag is set on an overcurrent condition. Reset clears the OCF bit. To clear this flag, write a logic [1] to the appropriate overcurrent flag in the SYSSTAT Register. See Figure 7, which shows the three signals triggering the OCF.

- 1 = High-current condition has occurred.
- 0 = High-current condition has not occurred.




Figure 7. Principal Implementation for OCF

Interrupt Mask Register (IMR)

Register Name and Address: IMR - \$04

	Bit7	6	5	4	3	2	1	Bit0
Read	0	HPIE	LINIE	HTIE	LVIE	HVIE	OCIE	0
Write	U	HFIE	LINIE	HILE	LVIE	HVIE	OCIE	
Reset	0	0	0	0	0	0	0	0

HPIE—Hall-Effect Sensor Input Terminal Interrupt Enable Bit

This read/write bit enables CPU interrupts by the Hall-effect sensor input terminal flag, HPF. Reset clears the HPIE bit.

- 1 = Interrupt requests from HPF flag enabled.
- 0 = Interrupt requests from HPF flag disabled.

LINIE—LIN Line Interrupt Enable Bit

This read/write bit enables CPU interrupts by the LIN flag, LINF. Reset clears the LINIE bit.

- 1 = Interrupt requests from LINF flag enabled.
- 0 = Interrupt requests from LINF flag disabled.

HTIE—High-Temperature Interrupt Enable Bit

This read/write bit enables CPU interrupts by the high-temperature flag, HTF. Reset clears the HTIE bit.

- 1 = Interrupt requests from HTF flag enabled.
- 0 = Interrupt requests from HTF flag disabled.

LVIE—Low-Voltage Interrupt Enable Bit

This read/write bit enables CPU interrupts by the low-voltage flag, LVF. Reset clears the LVIE bit.

- 1 = Interrupt reguests from LVF flag enabled.
- 0 = Interrupt requests from LVF flag disabled.

HVIE—High-Voltage Interrupt Enable Bit

This read/write bit enables CPU interrupts by the high-voltage flag, HVF. Reset clears the HVIE bit.

- 1 = Interrupt requests from HVF flag enabled.
- 0 = Interrupt requests from HVF flag disabled.

OCIE—Overcurrent Interrupt Enable Bit

This read/write bit enables CPU interrupts by the overcurrent flag, OCF. Reset clears the OCIE bit.

- 1 = Interrupt requests from OCF flag enabled.
- 0 = Interrupt requests from OCF flag disabled.

Reset

The 908E625 chip has four internal reset sources and one external reset source, as explained in the paragraphs below. Figure 8 depicts the internal reset sources.




Figure 8. Internal Reset Routing

Reset Internal Sources

Autonomous Watchdog

AWD modules generates a reset because of a timeout (watchdog function).

High-Temperature Reset

To prevent damage to the device, a reset will be initiated if the temperature rises above a certain value. The reset is maskable with bit HTRE in the Reset Mask Register. After a reset the high-temperature reset is disabled.

Low-Voltage Reset

The LVR is related to the internal V_{DD} . In case the voltage falls below a certain threshold, it will pull down the \overline{RST}_A terminal.

High-Voltage Reset

The HVR is related to the external V_{SUP} voltage. In case the voltage is above a certain threshold, it will pull down the RST_A terminal. The reset is maskable with bit HVRE in the Reset Mask Register. After a reset the high-voltage reset is disabled.

Reset External Source

External Reset Terminal

The microcontroller has the capability of resetting the SMARTMOS device by pulling down the RST terminal.

Reset Mask Register (RMR)

Register Name and Address: RMR - \$06

	Bit7	6	5	4	3	2	1	Bit0
Read	TTEST	0	0	0	0	0	HVRE	HTRE
Write	TIEST						TIVICE	IIII
Reset	0	0	0	0	0	0	0	0

TTEST—High-Temperature Reset Test

This read/write bit is for test purposes only. It decreases the overtemperature shutdown limit for final test. Reset clears the HTRE bit.

- 1 = Low-temperature threshold enabled.
- 0 = Low-temperature threshold disabled.

HVRE—High-Voltage Reset Enable Bit

This read/write bit enables resets on high-voltage conditions. Reset clears the HVRE bit.

- 1 = High-voltage reset enabled.
- 0 = High-voltage reset disabled.

HTRE—High-Temperature Reset Enable Bit

This read/write bit enables resets on high-temperature conditions. Reset clears the HTRE bit.

- 1 = High-temperature reset enabled.
- 0 = High-temperature reset disabled.

SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) creates the communication link between the microcontroller and the 908E625.

The interface consists of four terminals (see Figure 9):

- SS—Slave Select
- MOSI—Master-Out Slave-In
- · MISO-Master-In Slave-Out
- SPSCK—Serial Clock

A complete data transfer via the SPI consists of 2 bytes. The master sends address and data, slave system status, and data of the selected address.




Figure 9. SPI Protocol

During the inactive phase of \overline{SS} , the new data transfer is prepared. The falling edge on the \overline{SS} line indicates the start of a new data transfer and puts MISO in the low-impedance mode. The first valid data are moved to MISO with the rising edge of SPSCK.

The MISO output changes data on a rising edge of SPSCK. The MOSI input is sampled on a falling edge of SPSCK. The

data transfer is only valid if exactly 16 sample clock edges are present in the active phase of \overline{SS} .

After a write operation, the transmitted data is latched into the register by the rising edge of SS. Register read data is internally latched into the SPI at the time when the parity bit is transferred. SS HIGH forces MISO to high impedance.

Master Address Byte

A4:A0

Contains the address of the desired register.

R/\overline{W}

Contains information about a read or a write operation.

- If R/W = 1, the second byte of master contains no valid information, slave just transmits back register data.
- If R/W = 0, the master sends data to be written in the second byte, slave sends concurrently contents of selected register prior to write operation, write data is latched in the SMARTMOS register on rising edge of SS.

Parity P

The parity bit is equal to "0" if the number of 1 bits is an even number contained within R/ \overline{W} , A4:A0. If the number of 1 bits is odd, P equals "1". For example, if R/ \overline{W} = 1, A4:A0 = 00001, then P equals "0."

The parity bit is only evaluated during a write operation.

Bit X

Not used.

Master Data Byte

Contains data to be written or no valid data during a read operation.

Slave Status Byte

Contains the contents of the System Status Register (\$0c) independent of whether it is a write or read operation or which register was selected.

Slave Data Byte

Contains the contents of selected register. During a write operation it includes the register content prior to a write operation.

SPI Register Overview

<u>Table 1</u> summarizes the SPI Register addresses and the bit names of each register.

Table 1. List of Registers

Addr	Degister Name	R/W				Bit						
Adar	Register Name	K/VV	7	6	5	4	3	2	1	0		
\$01	H-Bridge Output (HBOUT)	R W	HB4_H	HB4_L	HB3_H	HB3_L	HB2_H	HB2_L	HB1_H	HB1_L		
\$02	H-Bridge Control	R	OFC EN	CSA	0	0	0	CLS2	CLS1	CLSO		
Φ 02	(HBCTL)	W	OFC_EN	CSA				CLSZ	CLST	CLS0		
\$03	System Control	R	PSON	SRS1	SRS0	0	0	0	0	0		
Ψ00	(SYSCTL)	W		O. CO.	01100					GS		
\$04	Interrupt Mask	R	0	HPIE	LINIE	HTIE	LVIE	HVIE	OCIE	0		
	(IMR)	W	-									
\$05	\$05 Interrupt Flag	interrupt riag	interrupt riag	R	0	HPF	LINF	HTF	LVF	HVF	OCF	0
	(IFR)	W										
\$06	\$06 Reset Mask (RMR)	R	TTEST	0	0	0	0	0	HVRE	HTRE		
		W										
\$07	Analog Multiplexer Configuration (ADMUX)	R	0	0	0	0	SS3	SS2	SS1	SS0		
	, ,	W										
\$08	Hall-Effect Sensor Input Terminal Control	R	0	0	0	0	0	H3EN	H2EN	H1EN		
ΨΟΟ	(HACTL)	W						HOLIV	112211	111211		
000	Hall-Effect Sensor Input	R	0	0	0	0	0	H3F	H2F	H1F		
\$09	Terminal Status (HASTAT)	W										
20	AWD Control	R	0	0	0	A)A/DDE	AVAIDIE	AVA/DOO	AME	A14/D.D.		
\$0a	(AWDCTL)	W			AWDRST	AWDRE	AWDIE	AWDCC	AWDF	AWDR		
\$0b	Power Output	R	0	0	CSSEL1	CSSEL0	CSEN1	CSEN0	HVDDON	HC ON		
φυυ	(POUT)	W			COOELI	COOELU	COENT	CSEINU	HVDDON	HS_ON		
\$0c	System Status	R	HP_OCF	LINCL	HVDD OCF	HS_OCF	LVF	HVF	HB_OCF	HTF		
φυσ	(SYSSTAT)	W	17F_00F		TIVDD_OCF	TIS_OCF			TIB_OCF			

Analog Die I/Os

LIN Physical Layer

The LIN bus terminal provides a physical layer for single-wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification.

The LIN driver is a low-side MOSFET with internal current limitation and thermal shutdown. An internal pullup resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave node. The fall time from dominant to recessive and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed.

The LIN terminal offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled by setting the PSON bit in the System Control Register (SYSCTL). If the transmitter works in the current limitation region, the LINCL bit in the System Status Register (SYSSTAT) is set. Due to excessive power dissipation in the transmitter, software is advised to monitor this bit and turn the transmitter off immediately.

TXD Terminal

The TXD terminal is the MCU interface to control the state of the LIN transmitter (see Figure 1, page 2). When TXD is LOW, LIN output is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off. The TXD terminal has an internal pullup current source in order to set the LIN bus in recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down.

RXD Terminal

The RXD transceiver terminal is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

STOP Mode/Wake-Up Feature

During STOP mode operation the transmitter of the physical layer is disabled. The receiver terminal is still active and able to detect wake-up events on the LIN bus line.

If LIN interrupt is enabled (LINIE bit in the Interrupt Mask Register is set), a falling edge on the LIN line causes an interrupt. This interrupt switches on the main voltage regulator and generates a system wake-up.

Analog Multiplexer/ADOUT Terminal

The ADOUT terminal is the analog output interface to the ADC of the MCU (see <u>Figure 1</u>, page 2). An analog multiplexer is used to read seven internal diagnostic analog voltages.

Current Recopy

The analog multiplexer is connected to the four low-side current sense circuits of the half-bridges. These sense circuits offer a voltage proportional to the current through the low-side MOSFET. High or low resolution is selectable: 5.0 V/2.5 A or 5.0 V/500 mA, respectively. (Refer to Half-Bridge Current Recopy on page 31.)

Analog Input PA1

The analog input PA1 is directly connected to the analog multiplexer, permitting analog values from the periphery to be read.

Temperature Sensor

The 908E625 includes an on-chip temperature sensor. This sensor offers a voltage that is proportional to the actual chip junction temperature.

V_{SUP} Prescaler

The V_{SUP} prescaler permits the reading or measurement of the external supply voltage. The output of this voltage is $V_{SUP}/RATIO_{VSUP}$.

The different internal diagnostic analog voltages can be selected with the ADMUX Register.

Analog Multiplexer Configuration Register (ADMUX)

Register Name and Address: ADMUX - \$07

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	SS3	SS2	SS1	SS0
Write					33	552	5	330
Reset	0	0	0	0	0	0	0	0

SS3, SS2, SS1, and SS0—A/D Input Select Bits

These read/write bits select the input to the ADC in the microcontroller according to <u>Table 2</u>, page 24. Reset clears SS3, SS2, SS1, and SS0 bits.

Table 2. Analog Multiplexer Configuration Register

SS3	SS2	SS1	SS0	Channel
0	0	0	0	Current Recopy HB1
0	0	0	1	Current Recopy HB2
0	0	1	0	Current Recopy HB3
0	0	1	1	Current Recopy HB4
0	1	0	0	V _{SUP} Prescaler
0	1	0	1	Temperature Sensor
0	1	1	0	Not Used
0	1	1	1	PA1 Terminal
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	Not Used
1	1	0	0	Not Osea
1	1	0	1	
1	1	1	0	
1	1	1	1	

Analog Input PA1

The Analog input PA1 terminal provides an input for reading analog signals and is internally connected to the analog multiplexer. It can be used for reading switches, potentiometers or resistor values, etc.

Analog Input PA1 Current Source

The analog input PA1 has an additional selectable current source. It enables the reading of switches, NTC, etc., without the need of an additional supply line for the sensor (Figure 10). With this feature it is also possible to read multiple switches on one input.

Current source is enabled if the PSON bit in the System Control Register (SYSCTL) and the CSEN bit in the Power Output Register (POUT) is set.

Four different current source values can be selected with the CSSELx bits (<u>Table 3</u>). This function ceases during STOP mode operation.

Table 3. PA1 Current Source Level Selection Bits

CSSEL1	CSSEL0	Current Source Enable (typ.)
0	0	10%
0	1	30%
1	0	60%
1	1	100%




Figure 10. Analog Input PA1 and Multiplexer6

Power Output Register (POUT)

Register Name and Address: POUT - \$0b

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	COSEL 1	COCELO	CSEN	0 (Note 17)	HVDDON	HS_ON
Write			CSSELI	COSELU				
Reset	0	0	0	0	0	0	0	0

Notes

17. This bit must always be set to 0.

CSSEL0: CSSEL1—Current Source Select Bits

This read/write bit selects the current source values. Reset clears the CSSEL0:CSSEL1 bits.

CSEN—Current Source Enable Bit

This read/write bit enables the current source for PA1. Reset clears the CSEN bit (<u>Table 4</u>).

Table 4. PA1 Current Source Enable Bit

CSEN	Current Source Enable
0	Current Source Off
1	Current Source On

HVDDON—HVDD On Bit

This read/write bit enables HVDD output. Reset clears the ${\sf HVDDON}$ bit.

- 1 = HVDD enabled.
- 0 = HVDD disabled.

HS ON-Lamp Driver On Bit

This read/write bit enables the Lamp driver. Reset clears the $\ensuremath{\mathsf{HS}}$ ON bit.

- 1 = Lamp driver enabled.
- 0 = Lamp driver disabled.

Hall-Effect Sensor Input Terminals (H1:H3)

Function

The Hall-effect sensor input terminals provide three inputs for two-terminal Hall-effect sensors for detecting stall and position or reading Hall-effect sensor contact switches. The Hall-effect sensor input terminals are not influenced by the PSON bit in the System Control Register.

Each terminal of the Hall-effect sensor can be enabled by setting the HxEN bit in the Hall-Effect Sensor Input Terminal Control Register (HACTL). If the terminals are enabled, the Hall-effect sensors are supplied with V_{SUP} voltage and the sense circuitry is working. An internal clamp circuity limits the supply voltage to the sensor to 15 V. This sense circuitry monitors the current to VSS. The result of this sense operation is given by the HxF flags in the Hall-Effect Sensor Input Terminal Status Register (HASTAT).

The flag is set if the sensed current is higher than $I_{\mbox{\scriptsize HSCT}}$. To prevent noise on this flag, a hysteresis is implemented on these terminals.

After switching on the Hall-effect sensor input terminals (HxEN = 1), the Hall-effect sensors need some time to stabilize the output. In RUN mode the software must wait at least 40 μs between enabling the Hall-effect sensor and reading the hallflag.

The Hall-effect sensor input terminal works in an dynamic output voltage range from V_{SUP} down to 2.0 V. Below 2.0 V the hallflags are not functional anymore. If the output voltage is below a certain threshold, the Hall-Effect Sensor Input Terminal Overcurrent Flag (HP_OCF) in the System Status Register is set.

Figures 11 through 13, pp. 26–27, show the connections to the Hall-effect input sensors.

25




Figure 11. Hall-Effect Sensor Input Terminal Connected to Two-Terminal Hall-Effect Sensor




Figure 12. Hall-Effect Sensor Input Terminal Connected to Local Switch




Figure 13. Hall-Effect Sensor Input Terminal Connected to Three-Terminal Hall-Effect Sensor

Interrupts

The Hall-effect sensor input terminals are interrupt capable. How and when an interrupt occurs is dependent on the operating mode, RUN or Stop.

RUN Mode

In RUN mode the Hall-effect sensor input terminal interrupt flag (HPF) will be set if a state change on the hallflags (HxF) is detected. The interrupt is maskable with the HPIE bit in the Interrupt Mask Register. Before enabling the interrupt, the flag should be cleared in order to prevent a wrong interrupt.

STOP Mode

In STOP mode the Hall-effect sensor input terminals are disabled independent of the state of the HxEN flags.

Cyclic Wake-Up

The Hall-effect sensor inputs can be used to wake up the system. This wake-up function is provided by the cyclic check wake-up feature of the AWD (autonomous watchdog).

If the cyclic check wake-up feature is enabled (AWDCC bit is set), the AWD switches on the enabled Hall-effect sensor terminals periodically. To ensure that the Hall-effect sensor current is stabilized after switching on, the inputs are sensed after ~40 μs . If a "1" is detected (I_Hall sensor > I_HSCT) and the interrupt mask bit HPIE is set, an interrupt is performed. This wakes up the MCU and starts the main voltage regulator.

The wake-up function via this input is available when all three conditions exist:

- The two-terminal Hall-effect sensor input is enabled (HxEN = 1).
- The cyclic wake-up of the AWD is enabled (AWDCC = 1) (see <u>Figure 14</u>, page 28).
- The Hall-effect sensor input terminal interrupt is enabled (HPIE = 1).




Figure 14. Hall-Effect Sensor Input Terminal Cyclic Check Wake-Up Feature

Hall-Effect Sensor Input Terminal Control Register (HACTL)

Register Name and Address: HACTL - \$08

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	0	H3EN	H2EN	⊔1EN
Write						HOEN	HZEN	HIEN
Reset	0	0	0	0	0	0	0	0

H3EN: H1EN—Hall-Effect Sensor Input Terminal Enable Bits

These read/write bits enable the Hall-effect sensor input terminals. Reset clears the H3EN:H1EN bits.

- 1 = Hall-effect sensor input terminal Hx switched on and sensed.
- 0 = Hall-effect sensor input terminal Hx disabled.

Hall-Effect Sensor Input Terminal Status Register (HASTAT)

Register Name and Address: HASTAT - \$09

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	0	0	H3F	H2F	H1F
Write								
Reset	0	0	0	0	0	0	0	0

H3F:H1F—Hall-Effect Sensor Input Terminal Flag Bits

These read-only flag bits reflect the input Hx while the Hall-effect sensor input terminal Hx is enabled (HxEN = 1). Reset clears the H3F:H1F bits.

- 1 = Hall-effect sensor input terminal current above threshold.
- 0 = Hall-effect sensor input terminal current below threshold.

Half-Bridges

Outputs HB1:HB4 provide four low-resistive half-bridge output stages. The half-bridges can be used in H-Bridge, high-side, or low-side configurations.

Reset clears all bits in the H-Bridge Output Register (HBOUT) owing to the fact that all half-bridge outputs are switched off.

HB1:HB4 output features:

- Short circuit (overcurrent) protection on high-side and lowside MOSFETs.
- Current recopy feature (low side MOSFET).
- Overtemperature protection.
- · Overvoltage and undervoltage protection.
- · Current limitation feature (low side MOSFET).




Figure 15. Half-Bridge Push-Pull Output Driver

Half-Bridge Control

Each output MOSFET can be controlled individually. The general enable of the circuitry is done by setting PSON in the System Control Register (SYSCTL). HBx_L and HBx_H form one half-bridge. It is not possible to switch on both MOSFETs in one half-bridge at the same time. If both bits are set, the high-side MOSFET has a higher priority.

To avoid both MOSFETs (high side and low side) of one half-bridge being on at the same time, a break-before-make circuit exists. Switching the high-side MOSFET on is inhibited as long as the potential between gate and V_{SS} is not below a certain threshold. Switching the low-side MOSFET on is blocked as long as the potential between gate and source of the high-side MOSFET did not fall below a certain threshold.

Half-Bridge Output Register (HBOUT)

Register Name and Address: HBOUT - \$01

	Bit7	6	5	4	3	2	1	Bit0
Read	LID4 II	LID4 I	1100 11	LIBO	1100 11	LIDO		LID4 I
Write	нв4_н	HB4_L	нвз_н	HB3_L	нв2_н	HB2_L	нв1_н	HB1_L
Reset	0	0	0	0	0	0	0	0

HBx L-Low-Side On/Off Bits

These read/write bits turn on the low-side MOSFETs. Reset clears the $\mbox{HBx_L}$ bits.

- 1 = Low-side MOSFET turned on for half-bridge output x.
- 0 = Low-side MOSFET turned off for half-bridge output x.

HBx_H—High-Side On/Off Bits

These read/write bits turn on the high-side MOSFETs. Reset clears the HBx H bits.

- 1 = High-side MOSFET turned on for half-bridge output x.
- 0 = High-side MOSFET turned on for half-bridge output x.

Half-Bridge Current Limitation

Each low-side MOSFET offers a current limit or constant current feature. This features is realized by a pulse width modulation on the low-side MOSFET. The pulse width modulation on the outputs is controlled by the FGEN input and the load characteristics. The FGEN input provides the PWM frequency, whereas the duty cycle is controlled by the load characteristics.

The recommended frequency range for the FGEN and the PWM is 0.1 kHz to 20 kHz.

Functionality

Each low-side MOSFET switches off if a current above the selected current limit was detected. The 908E625 offers five different current limits (refer to <u>Table 5</u>, page 33, for current limit values). The low-side MOSFET switches on again if a rising edge on the FGEN input was detected (Figure 16).




Figure 16. Half-Bridge Current Limitation

Go to: www.freescale.com

Offset Chopping

If bit OFC_EN in the H-Bridge Control Register (HBCTL) is set, HB1 and HB2 will continue to switch on the low-side MOSFETs with the rising edge of the FGEN signal and HB3 and

HB4 will switch on the low-side MOSFETs with the falling edge on the FGEN input. In step motor applications this feature allows the reduction of EMI due to a reduction of the di/dt (Figure 17).




Figure 17. Offset Chopping for Step Motor Control

Half-Bridge Current Recopy

Each low-side MOSFET has an additional sense output to allow a current recopy feature. This sense source is internally connected to a shunt resistor. The drop voltage is amplified and switched to the analog multiplexer.

The factor for the current sense amplification can be selected via bit CSA in the System Control Register.

- CSA = 1: Low resolution selected (500 mA measurement range).
- CSA = 0: High resolution selected (2.5 A measurement range).

Half-Bridge BEMF Generation

The BEMF output is set to "1" if a recirculation current is detected in any half-bridge. This recirculation current flows via the two freewheeling diodes of the power MOSFETs. The BEMF circuitry detects that and generates a HIGH on the BEMF output as long as a recirculation current is detected. This signal provides a flexible and reliable detection of stall in step motor applications. For this the BEMF circuitry takes advantage of the instability of the electrical and mechanical behavior of a step motor when blocked. In addition the signal can be used for open load detection (absence of this signal) (see Figure 18, page 32).




Figure 18. BEMF Signal Generation

Half-Bridge Overtemperature Protection

The half-bridge outputs provide an overtemperature prewarning with the HTF in the Interrupt Flag Register (IFR). In order to protect the outputs against overtemperature, the High-Temperature Reset must be enabled. If this value is reached, the part generates a reset and disables all power outputs.

Half-Bridge Overcurrent Protection

The half-bridges are protected against short to GND, short to VSUP, and load shorts.

In the event an overcurrent on the high side is detected, the high-side MOSFETs on all HB high-side MOSFETs are switched off automatically. In the event an overcurrent on the low side is detected, all HB low-side MOSFETs are switched off automatically. In both cases the overcurrent status flag HB OCF in the System Status Register (SYSSTAT) is set.

The overcurrent status flag is cleared (and the outputs reenabled) by writing a logic [1] to the HB OCF flag in the System Status Register or by reset.

Half-Bridge Overvoltage/Undervoltage

The half-bridge outputs are protected against undervoltage and overvoltage conditions. This protection is done by the lowand high-voltage interrupt circuitry. If one of these flags (LVF, HVF) is set, the outputs are automatically disabled.

The overvoltage/undervoltage status flags are cleared (and the outputs re-enabled) by writing a logic [1] to the LVF/HVF flags in the Interrupt Flag Register or by reset. Clearing this flag is useless as long as a high- or low-voltage condition is present.

Half-Bridge Control Register (HBCTL)

Register Name and Address: HBCTL - \$02

	Bit7	6	5	4	3	2	1	Bit0
Read	OFC_EN	CSA	0	0	0	CLS2	CLS1	CLS0
Write	OI C_LIV	COA				OLOZ	OLOT	OLOU
Reset	0	0	0	0	0	0	0	0

OFC_EN—H-Bridge Offset Chopping Enable Bit

This read/write bit enables offset chopping. Reset clears the OFC_EN bit.

- 1 = Offset chopping enabled.
- 0 = Offset chopping disabled.

CSA—H-Bridges Current Sense Amplification Select Bit

This read/write bit selects the current sense amplification of the H-Bridges. Reset clears the CSA bit.

- 1 = Current sense amplification set for measuring 0.5 A.
- 0 = Current sense amplification set for measuring 2.5 A.

CLS2: CLS0—H-Bridge Current Limitation Selection Bits

These read/write bits select the current limitation value according to <u>Table 5</u>. Reset clears the CLS2:CLS0 bits.

Table 5. H-Bridge Current Limitation Value Selection Bits

CLS2	CLS1	CLS0	Current Limit					
0	0	0						
0	0	1	No Limit					
0	1	0						
0	1	1	55 mA (typ)					
1	0	0	260 mA (typ)					
1	0	1	370 mA (typ)					
1	1	0	550 mA (typ)					
1	1	1	740 mA (typ)					

High-Side Driver

The high-side output is a low-resistive high-side switch targeted for driving lamps. The high side is protected against overtemperature. To limit the high inrush current of bulbs, overcurrent protection circuitry is used to limit the current. The output is enabled with bit PSON in the System Control Register and can be switched on/off with bit HS_ON in the Power Output Register. Figure 19 depicts the high-side switch circuitry and connection to external lamp.

High-Side Overvoltage/Undervoltage Protection

The high-side output terminal, HS, is protected against undervoltage/overvoltage conditions. This protection is done by the low- and high-voltage interrupt circuitry. If one of these flags (LVF, HVF) is set, the output is disabled.

The overvoltage/undervoltage status flags are cleared and the output re-enabled by writing a logic [1] to the LVF/HVF flags in the Interrupt Flag Register or by reset. Clearing this flag is useless as long as a high- or low-voltage condition is present.




Figure 19. High-Side Circuitry

High-Side Overtemperature Protection

The high-side output provides an overtemperature prewarning with the HTF in the Interrupt Flag Register. In order to protect the output against overtemperature, the High-Temperature Reset must be enabled. If this value is reached, the part generates a reset and disables all power outputs.

High-Side Overcurrent Protection

The high-side output is protected against overcurrent. In the event overcurrent limit is or was reached, the output automatically switches off and the overcurrent flag is set.

Due to the high inrush current of bulbs, a special feature of the 908E625 prevents an overcurrent shutdown during this inrush. If an PWM frequency is supplied to the FGEN output during the switching on of a bulb, the inrush current is limited to the overcurrent shutdown limit. This means if the current reaches the overcurrent shutdown, the high side will be switched off, but each rising edge on the FGEN input will enable the driver again.

To distinguish between a shutdown due to an inrush current or a real shutdown, the software must check if the overcurrent status flag (HS_OCF) in the System Status Register is set beyond a certain period of time. The overcurrent status flag is cleared by writing a logic [1] to the HS_OCF in the System Status Register (see Figure 20, page 34).




Figure 20. Inrush Current Limiter on High-Side Output

Switchable VDD Outputs

The HVDD terminal is a switchable VDD output terminal. It can be used for driving external circuitry that requires a V_{DD} voltage. The output is enabled with bit PSON in the System Control Register and can be switched on/off with bit HVDDON in the Power Output Register. Low- or high-voltage conditions (LVI/HVI) have no influence on this circuitry.

HVDD Overtemperature Protection

Overtemperature protection is enabled if the hightemperature reset is enabled.

HVDD Overcurrent Protection

The HVDD output is protected against overcurrent. In the event the overcurrent limit is or was reached, the output automatically switches off and the HVDD overcurrent flag in the System Status Register is set.

System Control Register (SYSCTL)

Register Name and Address: SYSCTL - \$03

	Bit7	6	5	4	3	2	1	Bit0
Read	PSON	SRS1	SRS0	0	0	0	0	0
Write	PSON	SINGT	SKOU					GS
Reset	0	0	0	0	0	0	0	0

PSON—Power Stages On Bit

This read/write bit enables the power stages (half-bridges, high side, LIN transmitter, Analog Input PA1 current sources, and HVDD output). Reset clears the PSON bit.

- 1 = Power stages enabled.
- 0 = Power stages disabled.

SRS0: SRS1—LIN Slew Rate Selection Bits

These read/write bits enable the user to select the appropriate LIN slew rate for different baud rate configurations as shown in <u>Table 6</u>.

The high speed slew rates are used, for example, for programming via the LIN and are not intended for use in the application.

Table 6. LIN Slew Rate Selection Bits

SRS1	SRS0	LIN Slew Rate					
0	0	Initial Slew Rate (20 kBaud)					
0	1	Slow Slew Rate (10 kBaud)					
1	0	High Speed II (8x)					
1	1	High Speed I (4x)					

GS-Go to STOP Mode Bit

This write-only bit instructs the 908E625 to power down and go into STOP mode. Reset or CPU interrupt requests clear the GS bit.

- 1 = Power down and go into STOP mode.
- 0 = Not in STOP mode.

System Control Register (SYSSTAT)

Register Name and Address: SYSSTAT - \$0c

	Bit7	6	5	4	3	2	1	Bit0
Read	HP_ OCF	LINCL	HVDD	HS_	LVF	HVF	HB_	HTF
Write	OCF		_OCF	OCF			OCF	
Reset	0	0	0	0	0	0	0	0

HP_OCF—Hall-Effect Sensor Input Terminal Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at one of the Hall-effect sensor input terminals. Clear HP_OCF and enable the output by writing a logic [1] to the HP_OCF flag. Reset clears the HP_OCF bit. Writing a logic [0] to HP_OCF has no effect.

- 1 = Overcurrent condition on Hall-effect sensor input terminal has occurred.
- 0 = No overcurrent condition on Hall-effect sensor input terminal has occurred.

LINCL — LIN Current Limitation Bit

This read-only bit is set if the LIN transmitter operates in current limitation region. Due to excessive power dissipation in the transmitter, software is advised to turn the transmitter off immediately.

- 1 = Transmitter operating in current limitation region.
- 0 = Transmitter not operating in current limitation region.

HVDD OCF—HVDD Output Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at the HVDD terminal. Clear HVDD_OCF and enable the output by writing a logic [1] to the HVDD_OCF Flag. Reset clears the HVDD_OCF bit. Writing a logic [0] to HVDD_OCF has no effect.

- 1 = Overcurrent condition on HVDD has occurred.
- 0 = No overcurrent condition on HVDD has occurred.

HS OCF—High-Side Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at the high-side driver. Clear HS_OCF and enable the high-side driver by writing a logic [1] to HS_OCF. Reset clears the HS_OCF bit. Writing a logic [0] to HS_OCF has no effect.

- 1 = Overcurrent condition on high-side drivers has occurred
- 0 = No overcurrent condition on high-side drivers has occurred.

LVF-Low-Voltage Bit

This read only bit is a copy of the LVF bit in the Interrupt Flag Register.

- 1 = Low-voltage condition has occurred.
- 0 = No low-voltage condition has occurred.

HVF—High-Voltage Sensor Bit

This read-only bit is a copy of the HVF bit in the Interrupt Flag Register.

- 1 = High-voltage condition has occurred.
- 0 = No high-voltage condition has occurred.

HB OCF—H-Bridge Overcurrent Flag Bit

This read/write flag is set on an overcurrent condition at the H-Bridges. Clear HB_OCF and enable the H-Bridge driver by writing a logic [1] to HB_OCF. Reset clears the HB_OCF bit. Writing a logic [0] to HB_OCF has no effect.

- 1 = Overcurrent condition on H-Bridges has occurred.
- 0 = No overcurrent condition on H-Bridges has occurred.

HTF—Overtemperature Status Bit

This read-only bit is a copy of the HTF bit in the Interrupt Flag Register.

- 1 = Overtemperature condition has occurred.
- 0 = No overtemperature condition has occurred.

Autonomous Watchdog (AWD)

The Autonomous Watchdog module consists of three functions:

- · Watchdog function for the CPU in RUN mode
- · Periodic interrupt function in STOP mode
- · Cyclic wake-up function in STOP mode

The AWD is enabled if AWDIE, AWDRE, or AWDCC in the AWDCTL Register is set. If these bits are cleared, the AWD oscillator is disabled and the watchdog switched off.

Watchdog

The watchdog function is only available in RUN mode. On setting the AWDRE bit, watchdog functionality in RUN mode is activated. Once this function is enabled, it is not possible to disable it via software.

If the timer reaches end value and AWDRE is set, a system reset is initiated. Operations of the watchdog function cease in STOP mode. Normal operation will be continued when the system is back to RUN mode.

To prevent a watchdog reset, the watchdog timeout counter must be reset before it reaches the end value. This is done by a write to the AWDRST bit in the AWDCTL Register.

Periodic Interrupt

Periodic interrupt is only available in STOP mode. It is enabled by setting the AWDIE bit in the AWDCTL Register. If AWDIE is set, the AWD wakes up the system after a fixed period of time. This time period can be selected with bit AWDR in the AWDCTL Register.

Cyclic Wake-Up

The cyclic wake-up feature is only available in STOP mode. If this feature is enabled, the selected Hall-effect sensor input terminals are switched on and sensed. If a "1" is detected on one of these inputs and the interrupt for the Hall-effect sensors is enabled, a system wake-up is performed. (Switch on main voltage regulator and assert IRQ_A to the microcontroller).

Autonomous Watchdog Control Register (AWDCTL)

Register Name and Address: AWDCTL - \$0a

	Bit7	6	5	4	3	2	1	Bit0
Read	0	0	0	ADDE	VMDIE	AWDCC	AWDE	VWDD
Write			AWDRST	ADRE	AWDIE	AWDCC	AWDF	AWDK
Reset	0	0	0	0	0	0	0	0

AWDRST—Autonomous Watchdog Reset Bit

This write-only bit resets the Autonomous Watchdog timeout period. AWDRST always reads 0. Reset clears AWDRST bit.

- 1 = Reset AWD and restart timeout period.
- 0 = No effect.

AWDRE—Autonomous Watchdog Reset Enable Bit

This read/write bit enables resets on AWD timeouts. A reset on the RST_A is only asserted when the device is in RUN mode. AWDRE is one-time setable (write once) after each reset. Reset clears the AWDRE bit.

- 1 = Autonomous watchdog enabled.
- 0 = Autonomous watchdog disabled.

AWDIE—Autonomous Watchdog Interrupt Enable Bit

This read/write bit enables CPU interrupts by the Autonomous Watchdog timeout flag, AWFD. IRQ_A is only asserted when the device is in STOP mode. Reset clears the AWDIE bit.

- 1 = CPU interrupt requests from AWDF enabled.
- 0 = CPU interrupt requests from AWDF disabled.

AWDCC—Autonomous Watchdog Cyclic Check

This read/write bit enables the cyclic check of the twoterminal Hall-effect sensor and the analog inputs. Reset clears the AWDCC bit.

- 1 = Cyclic check of the Hall-effect sensor and analog port.
- 0 = No cyclic check of the Hall-effect sensor and analog port.

AWDF—Autonomous Watchdog Timeout Flag Bit

This read/write flag is set when the Autonomous Watchdog has timed out. Clear AWDF by writing a logic [1] to AWDF. Clearing AWDF also resets the AWD counter and starts a new timeout period. Reset clears the AWDF bit. Writing a logic [0] to AWDF has no effect.

- 1 = AWD has timed out.
- 0 = AWD has not yet timed out.

AWDR—Autonomous Watchdog Rate Bit

This read/write bit selects the clock rate of the Autonomous Watchdog. Reset clears the AWDR bit.

- 1 = Fast rate selected (10 ms).
- 0 = Slow rate selected (20 ms).

Voltage Regulator

The 908E625 chip contains a low-power, low-drop voltage regulator to provide internal power and external power for the MCU. The on-chip regulator consist of two elements, the main voltage regulator and the low-voltage reset circuit.

The V_{DD} regulator accepts a unregulated input supply and provides a regulated V_{DD} supply to all digital sections of the device. The output of the regulator is also connected to the VDD terminal to provide the 5.0 V to the microcontroller.

RUN Mode

During RUN mode the main voltage regulator is on. It provides a regulated supply to all digital sections.

STOP Mode

During STOP mode the STOP mode regulator supplies a regulated output voltage. The STOP mode regulator has a very limited output current capability. The output voltage will be lower than the output voltage of the main voltage regulator.

FACTORY TRIMMING AND CALIBRATION

To enhance the ease-of-use of the 908E625, various parameters (e.g. ICG trim value) are stored in the flash memory of the device. The following flash memory locations are reserved for this purpose and might have a value different from the "empty" (0xFF) state:

to take care not to erase or override these values. If these parameters are not used, these flash locations can be erased and otherwise used.

In the event the application uses these parameters, one has

- 0xFD800xFDDF Trim and Calibration Values
- 0xFFFE:0xFFFF Reset Vector

PACKAGE THERMAL PERFORMANCE

Figure 21 shows a thermal response curve for a package mounted onto a thermally enhanced PCB.

Note The PCB board is a multi-layer with two inner copper planes (2s2p). The board conforms to JEDEC EIA/JESD 51-5 and JESD51-7. Substrate thickness is 1.60 mm. Top and bottom copper trace layers are 0.7 mm thick, with two inner copper planes of 0.35 mm thickness. Thermal vias have 0.35 mm thick plating.





Figure 21. Thermal Response of H-Bridge Driver with Package Soldered to a JEDEC PCB Board

PACKAGE DIMENSIONS



NOTES

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2004

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED: Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573, Japan 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE: http://motorola.com/semiconductors

